



HJ
UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE
United States Patent and Trademark Office
Address: COMMISSIONER FOR PATENTS
P.O. Box 1450
Alexandria, Virginia 22313-1450
www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
09/697,419	10/26/2000	Alan McNutt	99 P 7938 US 01	5374
7590	01/04/2005			EXAMINER VU, TUAN A
Elsa Keller SIEMENS CORPORATION Intellectual Property Dept. 186 Wood Avenue South Iselin, NJ 08830			ART UNIT 2124	PAPER NUMBER
DATE MAILED: 01/04/2005				

Please find below and/or attached an Office communication concerning this application or proceeding.

Office Action Summary	Application No.	Applicant(s)
	09/697,419	MCNUTT, ALAN
	Examiner Tuan A Vu	Art Unit 2124

-- The MAILING DATE of this communication appears on the cover sheet with the corresponding address --
Period for Reply

A SHORTENED STATUTORY PERIOD FOR REPLY IS SET TO EXPIRE 3 MONTH(S) FROM THE MAILING DATE OF THIS COMMUNICATION.

- Extensions of time may be available under the provisions of 37 CFR 1.136(a). In no event, however, may a reply be timely filed after SIX (6) MONTHS from the mailing date of this communication.
- If the period for reply specified above is less than thirty (30) days, a reply within the statutory minimum of thirty (30) days will be considered timely.
- If NO period for reply is specified above, the maximum statutory period will apply and will expire SIX (6) MONTHS from the mailing date of this communication.
- Failure to reply within the set or extended period for reply will, by statute, cause the application to become ABANDONED (35 U.S.C. § 133). Any reply received by the Office later than three months after the mailing date of this communication, even if timely filed, may reduce any earned patent term adjustment. See 37 CFR 1.704(b).

Status

- 1) Responsive to communication(s) filed on 30 September 2004.
- 2a) This action is **FINAL**. 2b) This action is non-final.
- 3) Since this application is in condition for allowance except for formal matters, prosecution as to the merits is closed in accordance with the practice under *Ex parte Quayle*, 1935 C.D. 11, 453 O.G. 213.

Disposition of Claims

- 4) Claim(s) 4-11 is/are pending in the application.
 - 4a) Of the above claim(s) _____ is/are withdrawn from consideration.
- 5) Claim(s) _____ is/are allowed.
- 6) Claim(s) 4-11 is/are rejected.
- 7) Claim(s) _____ is/are objected to.
- 8) Claim(s) _____ are subject to restriction and/or election requirement.

Application Papers

- 9) The specification is objected to by the Examiner.
- 10) The drawing(s) filed on _____ is/are: a) accepted or b) objected to by the Examiner.
 Applicant may not request that any objection to the drawing(s) be held in abeyance. See 37 CFR 1.85(a).
 Replacement drawing sheet(s) including the correction is required if the drawing(s) is objected to. See 37 CFR 1.121(d).
- 11) The oath or declaration is objected to by the Examiner. Note the attached Office Action or form PTO-152.

Priority under 35 U.S.C. § 119

- 12) Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f).
 - a) All b) Some * c) None of:
 1. Certified copies of the priority documents have been received.
 2. Certified copies of the priority documents have been received in Application No. _____.
 3. Copies of the certified copies of the priority documents have been received in this National Stage application from the International Bureau (PCT Rule 17.2(a)).

* See the attached detailed Office action for a list of the certified copies not received.

Attachment(s)

- | | |
|--|---|
| 1) <input checked="" type="checkbox"/> Notice of References Cited (PTO-892) | 4) <input type="checkbox"/> Interview Summary (PTO-413)
Paper No(s)/Mail Date. _____ |
| 2) <input type="checkbox"/> Notice of Draftsperson's Patent Drawing Review (PTO-948) | 5) <input type="checkbox"/> Notice of Informal Patent Application (PTO-152) |
| 3) <input type="checkbox"/> Information Disclosure Statement(s) (PTO-1449 or PTO/SB/08)
Paper No(s)/Mail Date _____ | 6) <input type="checkbox"/> Other: _____ |

DETAILED ACTION

1. This action is responsive to the Applicant's response filed 8/13/2004.

As indicated in Applicant's response, claims 4-5, 7, 9 and 11 have been amended.

Claims 4-11 are pending in the office action.

Claim Objections

2. Claim 7 is objected to because of the following informalities: there appears to be a missing “,” or “;” between “... comprising sequencing the user program” and “said single chip” (line 9 of claim). Appropriate correction is required.

Claim Rejections - 35 USC § 112

3. The following is a quotation of the second paragraph of 35 U.S.C. 112:

The specification shall conclude with one or more claims particularly pointing out and distinctly claiming the subject matter which the applicant regards as his invention.

4. Claim 7 is rejected under 35 U.S.C. 112, second paragraph, as being indefinite for failing to particularly point out and distinctly claim the subject matter which applicant regards as the invention.

Claim 7 recites the limitation "said programmable logic controller" in line 8. There is insufficient antecedent basis for this limitation in the claim. This will be interpreted as 'single chip execution device'.

Claim Rejections - 35 USC § 103

5. The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:

(a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negated by the manner in which the invention was made.

6. . . Claims 4-11 are rejected under 35 U.S.C. 103(a) as being unpatentable over Moran et al., USPN: 5, 519,843 (hereinafter Moran) in view of Stripf et al., USPN: 6,263,487 (hereinafter Stripf).

As per claim 4, Moran discloses a programmable controller (Fig. 9) lacking instructions to convert a user program from a symbolic form to a binary form, said controller comprising:

a program execution device (Fig. 3) comprising

a micro controller operable to implement the programmable controller operating system upon executing a compilation comprising the user program and a system BIOS support functions (e.g. Fig. 2, 3, 9; *user storage ... emulation* - col. 5, lines 36-44; col. 5, line 46 to col. 6, line 48), said system support adapted to provide said programmable controller with operating system functions comprising sequencing the user program (e.g. col. 4, lines 6-11 – Note: executing user program for implementing OS of device implicitly disclose a sequencing of steps);

said program execution device separable from a communication/programming device adapted to convert the user program to a binary code module and combine the binary module with the system support kernel into a single executable module (e.g. Fig. 2 – Note: the user program being flashed into the controller 20 and fetched by controller OS reads on separate communication/programming device adapted to translate user program into application code, or executable form, externally provided and stored into controller programmable memory – see col. 6, line 59 to col. 7, line 3);

said programmable controller lacking a memory device external to said program execution device (e.g. Fig. 5 – controller with system memory 12 comprising flashed BIOS and

Art Unit: 2124

separated and executing independent from any external memory reads on lacking a memory device external to said execution device)

a re-programmable read-only memory within which compiled is stored (e.g. Fig. 3).

But Moran does not explicitly disclose that said programmable controller is a programmable logic controller (PLC); but an integrated controller (see Fig. 9) and the use of code to emulate more than one type of devices (see col. 7, lines 14-23) wherein a programmable memory stores user programs for effecting logic to implement the control over an OS and related functionalities as taught by Moran (see SUMMARY) suggests a form of programmable logic controller; and the concept of emulation/simulation of multiple devices requiring control is suggested. The specializing from Moran's ASIC single chip programmable controller-- into a PLC would have been obvious by virtue of the rationale using Stripf as follows.

Nor does Moran explicitly teach that the programmable controller is being implemented for executing a compilation is to implement PLC I/O functions and that the compilation comprises system support kernel. But in view of Moran 's teachings as to be able to initialize the power settings or memory input/output resetting of the controller (e.g. col. 4, lines 16 to col. 5, line 35; Fig. 7), such kernel related support instructions as well as input/output routines or I/O functions are strongly implied if not disclosed. In a system using external sources to provide compiled programs or modules to implement programmable controller operating system analogous to Moran's micro controller being flashed with user program and BIOS code, Stripf discloses a programmable logic controller (PLC) being provided with externally compiled user programs and kernel support code (e.g. watchdog Wd) as well as input/output functionalities object modules and simulation control (e.g. Fig. 2; col. 4, line 6 to col. 5, line 26; col. 3, lines 17-

21). Based on the teachings by Moran for logic control of an OS and/or emulation of interconnected devices, it would have been obvious for one of ordinary skill in the art at the time the invention was made to make the controller or ASIC by Moran a form of PLC and implementing this PLC I/O functions with Stripf's object-oriented program for implementing kernel support and I/O functionality because as shown by Moran, basic I/O functions control is a fundamental part of a system power-up with a plurality of interconnected devices including error detecting routines with respect to devices connected to such controller as intended by Moran, and that according to Stripf, a PLC with such I/O functionality can provide access management to a wide interconnected bus system under control of such micro controller (see Stripf 's BACKGROUND) and that kernel support like Stripf's watchdog can enhance the detection error during boot up as suggested in Moran's BIOS routines execution mentioned above.

Nor does Moran explicitly specify a single chip program execution device separable for a communication/programming device; but in view the teachings of user code being flashed into a single device for emulating a hard drive of the device (see Fig. 9; col. 6, line 59 to col. 7, line 3), this limitation is disclosed.

As per claim 5, Moran discloses a method for receiving a symbolic user program at a communication/programming device separable from a single-chip program execution device (Fig. 2 – Note: the user program being flashed into the controller 20 and fetched by controller OS reads on separate communication/programming device adapted to translate user program into application code, or executable form, externally provided and stored into controller programmable memory – see col. 6, line 59 to col. 7, line 3) having a re-programmable read only memory (Fig. 3),

said single chip device adapted to execute binary programmable logic control program program (e.g. col. 1, lines 20-24; Fig. 1; Fig. 2; col. 3, lines 9-63); such program stored in re-programmable memory (Fig. 3), and adapted to operate such programmable controller (see SUMMARY; col. 5, line 46 to col. 6, line 48),

said controller lacking a memory device separate from the single-chip execution device (e.g. Fig. 5 – controller with system memory 12 comprising flashed BIOS and separated and executing independent from any external memory reads on lacking a memory device external to said execution device);

said symbolic user program being in a executable, i.e. binary, format loaded for execution (e.g. col. 6, line 59 to col. 7, line 3);

combining the binary code module with a system BIOS support to form said binary programmable logic control program, said system BIOS support adapted to provide said programmable controller with the operating system functions (see SUMMARY) comprising sequencing the user program (e.g. col. 6, line 59 to col. 7, line 3 - Note: executing user program for implementing OS of device implicitly disclose a sequencing of steps).

But Moran does not explicitly teach that the BIOS support functions are kernel support functions or that that the controller/ASIC single chip is PLC. However, as already been addressed in claim 4, these limitations are rejected herein using the corresponding rationale set forth therein.

Nor does Moran explicitly disclose compiling to form said binary programmable logic control program; however, Moran teach no source code for being loaded in memory for execution, only user program being loaded to support the BIOS system functionality of the

controller (col. 6, line 59 to col. 7, line 3). Hence this compiling limitation is implicitly disclosed.

As per claim 6, see Moran (e.g. Fig. 2, 3, 9; *user storage ... emulation* - col. 5, lines 36-44; col. 5, line 46 to col. 6, line 48).

As per claim 7, Moran discloses a method comprising:

receiving from a communication/programming device a binary programmable logic control program (e.g. Fig. 2, 3, 9; *user storage ... emulation* - col. 5, lines 36-44; col. 5, line 46 to col. 6, line 48 - Note: flashed program stored at single chip controller implicitly discloses receiving a externally provided programmable code) at a single-chip execution device having a re-programmable memory (Fig. 3),

said communication/programming device separable from said single chip program execution device (Fig. 2 – Note: the user program being flashed into the controller 20 and fetched by controller OS reads on separate communication/programming device adapted to translate user program into application code, or executable form, externally provided and stored into controller programmable memory – see col. 6, line 59 to col. 7, line 3),

said binary control program comprising a compilation of a symbolic user program combined with a BIOS system support functions to form a single executable module, said single-chip execution device adapted to provide said single chip controller with operation system functions (see SUMMARY; col. 5, line 46 to col. 6, line 48) comprising sequencing the user program (e.g. col. 6, line 59 to col. 7, line 3 – Note: the loading of user program and BIOS functions to operate basic operation of device reads on a single module to effect basic I/O and power checking or OS diagnostics routines);

said single chip execution device adapted to execute said binary programmable logic control program to operate a programmable controller (e.g. SUMMARY; col. 5, line 46 to col. 6, line 48; col. 6, line 59 to col. 7, line 3),

said controller lacking a memory device separate from the single-chip execution device (e.g. Fig. 5 – controller with system memory 12 comprising flashed BIOS and separated and executing independent from any external memory reads on lacking a memory device external to said execution device); and

loading said binary programmable logic control program into the re-programmable memory (Fig. 3) of said execution single chip device.

Moran does not explicitly disclose that the programmable single chip controller is a PLC. But this limitation has been addressed in claim 4 above.

Nor does Moran expressly disclose the BIOS support functions to operate the device OS are system support kernel combined with the compilation of the user program to form the binary programmable logic control program; this feature has been addressed in claim 4 above.

As per claim 8, this corresponds to claim 6 above, and is rejected likewise.

As per claim 9, Agrawal discloses a programmable controller system, comprising: within a single-chip, a program execution device having a re-programmable memory (e.g. Fig. 3), said device adapted to execute a binary programmable logic control program, said control program stored in said a re-programmable memory, said a binary programmable logic control program comprising a compilation of user program and BIOS system support (e.g. Fig. 2, 3, 9; *user storage ... emulation* - col. 5, lines 36-44; col. 5, line 46 to col. 6, line 48);

said binary programmable logic program adapted to operate a programmable controller (Fig. 2, 3, 9; *user storage ... emulation* - col. 5, lines 36-44; col. 5, line 46 to col. 6, line 48); said programmable controller program lacking a memory device separate from the single-chip execution device (e.g. Fig. 5);

a separable communication/programming device for providing functions required for external communication of said programmable control program, said binary control program comprising a binary module formed from compiling a symbolic user program combined with a BIOS system support functions to form a single executable module (e.g. Fig. 2, 3, 9; *user storage ... emulation* - col. 5, lines 36-44, SUMMARY – Note: executable functions being flashed into execution device reads on compilation done externally and stored by said communication/programming device – See Fig. 2),

the BIOS functions adapted to provide said programmable controller with operation system functions (see SUMMARY; col. 5, line 46 to col. 6, line 48) comprising sequencing the user program (e.g. col. 6, line 59 to col. 7, line 3), said communication/programming device adapted to load said binary programmable logic control program into said re-programmable memory (Fig. 2-3); and wherein said binary control program is stored in said re-programmable memory of said execution device by direct manipulation of logic controls of said memory (e.g. col. 6, line 59 to col. 7, line 3; Fig. 7-8).

Moran does not explicitly disclose that the programmable single chip controller is a PLC. But this limitation has been addressed in claim 4 above.

Nor does Moran expressly disclose the BIOS support functions to operate the device OS are system support kernel combined with the compilation of the user program to form the binary programmable logic control program; this feature has been addressed in claim 4 above.

As per claim 10, only Stripf discloses a watchdog timer (e.g. Fig. 3-4) to complement to BIOS functions of Moran, this limitation would have been obvious by virtue of the rationale as to why kernel support function would enhance the I/O and power-up routines, OS diagnostics by Moran as set forth in claim 4.

As per claim 11, Moran discloses a computer-readable medium with stored therein instructions for executing:

receiving from a communication/programming device a binary programmable logic control program (e.g. Fig. 2, 3, 9; *user storage ... emulation* - col. 5, lines 36-44; col. 5, line 46 to col. 6, line 48 - Note: flashed program stored at single chip controller implicitly discloses receiving a externally provided programmable code) at a single-chip execution device having a re-programmable memory (Fig. 3), said single chip execution device adapted to execute a binary programmable logic control program stored in said re-programmable memory (e.g. Fig. 7,8);

said communication/programming device separable from said single chip program execution device (Fig. 2 – Note: the user program being flashed into the controller 20 and fetched by controller OS reads on separate communication/programming device adapted to translate user program into application code, or executable form, externally provided and stored into controller programmable memory – see col. 6, line 59 to col. 7, line 3),

Art Unit: 2124

said binary programmable logic control program adapted to operate a programmable controller (Fig. 2, 3, 9; *user storage ... emulation* - col. 5, lines 36-44; col. 5, line 46 to col. 6, line 48);

said binary programmable logic control program comprising a binary module formed from compiling a symbolic user program combined with a BIOS system support functions to form a single executable module (e.g. Fig. 2, 3, 9; *user storage ... emulation* - col. 5, lines 36-44, SUMMARY – Note: executable functions being flashed into execution device reads on compilation done externally and stored by said communication/programming device – See Fig. 2),

said BIOS system support functions adapted to provide said programmable controller with operation system functions (see SUMMARY; col. 5, line 46 to col. 6, line 48) comprising sequencing the user program (e.g. col. 6, line 59 to col. 7, line 3 – Note: the loading of user program and BIOS functions to operate basic operation of device reads on a single module to effect basic I/O and power checking or OS diagnostics routines);

said programmable controller lacking a memory device separate from the single-chip execution device (e.g. Fig. 5 – controller with system memory 12 comprising flashed BIOS and separated and executing independent from any external memory reads on lacking a memory device external to said execution device).

Moran does not explicitly disclose compiling at the communication/programming device for form the OS/BIOS support programmable logic control program. But in view of the flash memory for storing executable and the host computer from Fig. 2-3; this externally compiled code is disclosed.

Moran does not explicitly disclose that the programmable single chip controller is a PLC.

But this limitation has been addressed in claim 4 above.

Nor does Moran expressly disclose the BIOS support functions to operate the device OS are system support kernel combined with the compilation of the user program to form the binary programmable logic control program; this feature has been addressed in claim 4 above.

Response to Arguments

7. Applicant's arguments filed 3/26/2004 have been fully considered but they are now moot in view of the new grounds of rejection.

Conclusion

8. Any inquiry concerning this communication or earlier communications from the examiner should be directed to Tuan A Vu whose telephone number is (272) 272-3735. The examiner can normally be reached on 8AM-4:30PM/Mon-Fri.


If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Kakali Chaki can be reached on (571)272-3719.

The fax phone number for the organization where this application or proceeding is assigned is (571) 273-3735 (for non-official correspondence – please consult Examiner before using) or 703-872-9306 (for official correspondence) or redirected to customer service at 571-272-3609.

Art Unit: 2124

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see <http://pair-direct.uspto.gov>. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free).

VAT
December 22, 2004



TODD INGBER
PRIMARY EXAMINER